Job Listing Description

THIS JOB IS NO LONGER AVAILABLE. THIS IS ARCHIVAL INFORMATION.
FPGA Design Engineer ( Chandler, AZ ) 13705

Description:
FPGA Design Engineer ( Chandler, AZ ) 13705
12+ Month Contract

Pay Rate: Open for the right candidate

US Citizenship Required

FPGA Design Engineers to be involved in full life-cycle product development of launch vehicle avionics and test system design.
In this role, you will identify, investigate, design, and develop programmable logic solutions, in FPGAs or CPLDs, for digital electronic equipment using VHSIC Hardware Description Language (VHDL) to solve a variety of technical challenges. You will test programmable logic designs in the lab using custom and/or industry standard tools and equipment to analyze performance and verify functionality meets established design requirements.

This position is for either a Principal Engineer or Senior Principal Engineer Digital:

Basic Qualifications for Principal Engineer Digital:
• B.S. degree in Electrical Engineering (Computer or Electrical), or related field with a minimum of 5 years of relevant professional work experience OR a M.S. degree with a minimum of 3 years of relevant professional work experience in EE/CE including experience in programmable logic design.
• Recent experience with Hardware Description Language (VHDL) and formal verification (OSVVM preferred) for FPGAs, CPLDs and/or ASICs.
• Ability to work in teams and communicate clearly across various levels of engineers
• Ability to translate system performance and operational specifications into programmable logic requirements, design specifications, test specifications, and users’ guides.
• US Citizenship with the ability to obtain and maintain a Security Clearance

Preferred Qualifications:
• Experience with Electronic Design Automation (EDA) Tools: Mentor Graphics ModelSim/QuestaSim, Radiant (Lattice), Vivado/ISE (Xilinx), Libero (Microsemi)
Preferred candidate will have familiarity with:
• Communication protocols (UART, SPI, I2C, 1-Wire, Ethernet, AXI, APB, SpaceWire);
• Fixed-point math fundamentals;
• Static timing analysis and timing closure (setup and hold, slack, skew, etc.);
• Asynchronous clock domain crossing and general metastability mitigation techniques;
• Test-bench development, including timing-accurate bus functional models, complete functional coverage, etc.
• Working in an Agile project format, team-based environment, including Jira and Git environments.
• Formal verification with OSVVM

Job Number: 13705
Job Location: Chandler, AZ
Rate: open
Per Diem: yes
Overtime: yes
Duration: 12 Months
Start Date: ASAP
Input Date: 12/13/2024
Last Updated: 01/06/2025

Firm Name: TALENTPRO CONSULTING
Attention: TIMOTHY MAHANEY
Address: 402 N B ST
City, State: FAIRFIELD, IA 52556
Phone: 641/209-3000 X201
Fax Phone: 641/209-3001
Website: www.talentproconsulting.com

Previous Listing Next Listing
Back to Abbreviated Search Results
Back to Complete Search Results
Back to Advanced Job Search

Phone: (425) 806-5200
Fax: (425) 806-5585
Email: staff@cjhunter.com

ContractJobHunter is a service of:
ContractJobHunter.com LLC
P.O. Box 3006, Bothell, WA 98041-3006, USA Disclaimer
The content of this website is Copyright 2025 ContractJobHunter.com LLC