Job Listing Description

Staff Engineer ASIC/FPGA (VHDL) Designer - Excellent Rates - Many Needed

Description:
Seeking a motivated candidate to work implementation of Digital Communication Designs for space applications.
VHDL design of ASIC and/or FPGA logic, with an emphasis in Digital Signal Processing
FPGA/ASIC verification via simulation and emulation (lab testing), synthesis, timing analysis, and place and route for FPGA
FPGA design for Space environment or Space Application

Basic Qualifications:

Bachelor’s Degree in Electrical or Computer Engineering from an accredited institution with minimum of 14+ years of experience with Logic Design in VHDL or Verilog; or 12+ years of experience with Master’s Degree



7+ years of Digital Signal Processing design experience.

Well versed in VHDL design for aerospace environment or space application

Hands-on lab experience with testing of digital hardware is highly desired.

12 years of Digital Signal Processing design experience.

Must have the ability to obtain and retain an active Security Clearance

Email resume to: mmccarthy@pdstech.com
 
Job Number: ASIC/FPGA
Job Location: Redondo Beach, CA
Rate: $90.00-$110.00/hour
Per Diem: Possible
Overtime: Possible
Duration: Long Term
Start Date: ASAP
Input Date: 10/12/2020
Firm Name: PDS TECHNICAL SERVICES
Attention: Mary Ann McCarthy
Address: 1215 FERN RIDGE PKWY STE 231
City, State: ST LOUIS, MO 63141
Phone: 314/628-9143
800 Phone: 800/472-3737
Fax Phone: 314/628-9485
Email: mmccarthy@pdstech.com
Website: www.pdstech.com

Previous Listing       Next Listing
Back to Abbreviated Search Results
Back to Complete Search Results
Back to Advanced Job Search

Phone: (425) 806-5200
Fax: (425) 806-5585
Email: staff@cjhunter.com
ContractJobHunter is a service of:
C.E. Publications, Inc.
P.O. Box 3006, Bothell, WA 98041-3006, USA
Disclaimer
The content of this website is Copyright 2020 C.E. Publications, Inc.